JUL-12-2005 11:52 FPCD6133 972 917 4418 P.09

In the Claims

This listing of claims will replace all prior versions and listings of claims in the application:

- 1 (Currently Amended) A data routing unit comprising:
- 2 a data receiver;
- 3 a data transmitter; and
- 4 <u>at least one set of data output lines, each of said at least</u>
 5 <u>one set of data output lines consists of a plurality of data lines</u>
- 6 and a data routing unit clock line;
- said data transmitter generating data transmitted on said data

 output lines synchronous with a transmitter clock signal on said

 data routing unit clock line;
- 10 a bridge circuit connected to supply data to said data receiver and to receive data from said data transmitter, said 11 bridge circuit connected to at least one set of data input lines 12 13 and to said at least one set of data output lines, said bridge 14 circuit responsive to a header of a data packet received from said data transmitter or received from said at least one set of data 15 16 input lines to selectively route said received data packet to (1) 17 said data receiver circuit, (2) a selected set of said at least one set of data output lines, or (3) both said data receiver circuit 18
- and a selected set of said at least one set of data output lines dependent upon said header;
- 21 <u>an input/output memory connected to said data receiver for</u>
 22 <u>storing data received by said data receiver and to said data</u>
 23 <u>transmitter for storing data to be transmitted by said data</u>
 24 <u>transmitter; and</u>
- 25 <u>a central processing unit connected said input/output memory</u>
 26 <u>for storing data into said input/output memory and reading data</u>
 27 <u>from said input/output memory, said central processing unit</u>

JUL-12-2005 11:52 FPCD6133 972 917 4418 P.10

- 28 operating in synchronism with a CPU clock which is asynchronous
- 29 with said transmitter clock signal.

2 and 3. (Canceled)

- 4. (Original) The data routing unit of claim 1, wherein:
- 2 said at least one set of data input lines consists of a right
- 3 set of data input lines and a left set of data input lines; and
- 4 said at least one set of data output lines consists of a right
- set of data output lines and a left set of data input lines.

5 and 6. (Canceled)

- 7. (Currently Amended) The A data routing unit of claim 1, wherein comprising:
- 3 a data receiver;
- 5 <u>at least one set of data input lines</u>, each of said at least
- 6 one set of data input lines consists of a plurality of data lines
- 7 and a data routing unit clock line; and
- 8 said data receiver sensing data received on said data lines
- 9 synchronous with a transmitter clock signal on said data routing
- 10 unit clock line;
- 11 a bridge circuit connected to supply data to said data
- 12 receiver and to receive data from said data transmitter, said
- 13 bridge circuit connected to said at least one set of data input
- 14 lines and at least one set of data output lines, said bridge
- 15 circuit responsive to a header of a data packet received from said
- 16 data transmitter or received from said at least one set of data
- 17 input lines to selectively route said received data packet to (1)
- 18 said data receiver circuit, (2) a selected set of said at least one
- 19 set of data output lines, or (3) both said data receiver circuit

- 20 and a selected set of said at least one set of data output lines 21 dependent upon said header;
- 22 an input/output memory connected to said data receiver for
- storing data received by said data receiver and to said data 23
- transmitter for storing data to be transmitted by said data 24
- 25 transmitter; and
- 26 a central processing unit connected said input/output memory
- for storing data into said input/output memory and reading data 27
- from said input/output memory, said central processing unit 28
- 29 operating in synchronism with a CPU clock which is asynchronous
- with said transmitter clock signal. 30

8. (Canceled)

- 1 (Currently Amended) The A data routing unit of claim 1. 2 wherein comprising:
- 3 a data receiver;
- 4 a data transmitter;
- 5 a bridge circuit connected to supply data to said data
- 6 receiver and to receive data from said data transmitter, said
- 7 bridge circuit connected to at least one set of data input lines
- and at least one set of data output lines, said bridge circuit 8
- 9 responsive to a header of a data packet received from said data
- transmitter or received from said at least one set of data input 10
- 11
- lines to selectively route said received data packet to (1) said
- data receiver circuit, (2) a selected set of said at least one data
- output lines, or (3) both said data receiver circuit and a selected 13
- set of said at least one set of data output lines dependent upon 14
- 15 said header;

12

- 16 said bridge circuit further includes
- 17 a node address register storing a uniquely assigned
- multibit node address; 18

19

20

2122

23

24

2526

2728

29

30

31 32

3334

35

36 37

38

P.12

a node address comparator connected to said node address register for comparing predetermined destination node address bits of said header with said node address stored in said node address register; and

said bridge circuit selectively routing said received data packet to said data receiver when said destination node address bits matches said node address;

a plurality of routing registers, each routing register corresponding to one set of data output lines, each routing register storing an indication of a set of node addresses;

a plurality of routing comparators, each routing comparator connected to a corresponding routing register for comparing predetermined destination node address bits of said header with said indication of as set of node addresses stored in said corresponding routing register; and

said bridge circuit selectively routing said received data packet to a set of data output lines when said destination node address bits matches a node address of said set of node addresses stored in said corresponding routing register.

10. (Canceled)

- 1 11. (Currently Amended) The A data routing unit of claim 9, wherein comprising:
- 3 <u>a data receiver;</u>
- 5 <u>at least one set of data input lines</u>, said at least one set of data input lines consists of a right set of data input lines and a left set of data input lines;

JUL-12-2005 11:53 FPCD6133 972 917 4418 P.13

at least one set of data output lines, said at least one set of data output lines consists of a right set of data output lines and a left set of data input lines;

a bridge circuit connected to supply data to said data receiver and to receive data from said data transmitter, said bridge circuit connected to said at least one set of data input lines and said at least one set of data output lines, said bridge circuit responsive to a header of a data packet received from said data transmitter or received from said at least one set of data input lines to selectively route said received data packet to (1) said data receiver circuit, (2) a selected set of said at least one data output lines, or (3) both said data receiver circuit and a selected set of said at least one set of data output lines dependent upon said header;

said bridge circuit further includes

a right routing register storing a right routing data word having a plurality of bits, each bit corresponding to a unique node address and having either a first digital state indicating routing via said right data output lines to reach said unique node address or a second digital state indicating not routing via said right data output lines to reach said unique node address;

a left routing register storing a left routing data word having a plurality of bits, each bit corresponding to a unique node address and having either a first digital state indicating routing via said left data output lines to reach said unique node address or a second digital state indicating not routing via said left data output lines to reach said unique node address;

a decoder receiving said header for converting said destination node address into a multibit destination data word having a bit corresponding to said destination node address in

42

43

44

45

46 47

48

49

50 51

52

53

40	said	first	digital	state	and	all	other	bits	in	said	second
41	digit	al sta	te;								

- a right comparator connected to said right routing register and said decoder for comparing said right routing data word and said destination data word; and
- a left comparator connected to said left routing register and said decoder for comparing said left routing data word and said destination data word; and

said bridge circuit selectively routing said received data packet to said right data output lines when said destination data word matches said right routing data word and selectively routing said received data packet to said left data output lines when said destination data word matches said left routing data word.

- 1 12. (Original) The data routing unit of claim 11, further 2 comprising:
- an input/output memory connected to said data receiver for storing data received by said data receiver and to said data transmitter for storing data to be transmitted by said data transmitter; and
- a central processing unit connected said input/output memory
 for storing data into said input/output memory and reading data
 from said input/output memory, said central processing unit
 operable to write data into said right routing register and into
 said left routing register.
- 1 13. (Currently Amended) The A data routing unit of claim 1, wherein comprising:
- 3 <u>a data receiver;</u>
- 4 <u>a data transmitter;</u>

JUL-12-2005 11:54 FPCD6133 972 917 4418 P.15

5 <u>at least one set of data input lines</u>, said at least one set of data input lines consists of a right set of data input lines and a left set of data input lines;

8

9

10

22

23

2425

26

27

28 29

30

1

at least one set of data output lines, said at least one set of data output lines consists of a right set of data output lines and a left set of data input lines;

a bridge circuit connected to supply data to said data 11 12 receiver and to receive data from said data transmitter, said 13 bridge circuit connected to said at least one set of data input 14 lines and said at least one set of data output lines, said bridge 15 . circuit responsive to a header of a data packet received from said data transmitter or received from said at least one set of data 16 17 input lines to selectively route said received data packet to (1) 18 said data receiver circuit, (2) a selected set of said at least one data output lines, or (3) both said data receiver circuit and a 19 selected set of said at least one set of data output lines 20 21 dependent upon said header; and

said bridge circuit selectively routing said received data packet to said data receiver when a predetermined central navigation bit of said header has a first digital state, routing said received data packet with said header deleted to said right set of data output line when a predetermined right navigation bit of said header has said first digital state and routing said received data packet with said header deleted to said left set of data output line when a predetermined left navigation bit of said header has said first digital state.

- 14. (New) The data routing unit of claim 7, wherein:
- 2 said at least one set of data input lines consists of a right
- 3 set of data input lines and a left set of data input lines; and
- 4 said at least one set of data output lines consists of a right
- 5 set of data output lines and a left set of data input lines.

- 1 15. (New) The data routing unit of claim 9, further 2 comprising:
- an input/output memory connected to said data receiver for
- 4 storing data received by said data receiver and to said data
- 5 transmitter for storing data to be transmitted by said data
- 6 transmitter.
- 1 16. (New) The data routing unit of claim 15, further 2 comprising:
- 3 a central processing unit connected said input/output memory
- 4 for storing data into said input/output memory and reading data
- 5 from said input/output memory.
- 1 17. (New) The data routing unit of claim 9, wherein:
- said at least one set of data input lines consists of a right
- 3 set of data input lines and a left set of data input lines; and
- 4 said at least one set of data output lines consists of a right
- 5 set of data output lines and a left set of data input lines.
- 1 18. (New) The data routing unit of claim 11, further
- 2 comprising:
- 3 an input/output memory connected to said data receiver for
- 4 storing data received by said data receiver and to said data
- 5 transmitter for storing data to be transmitted by said data
- 6 transmitter.
- 1 19. (New) The data routing unit of claim 18, further
- 2 comprising:
- 3 a central processing unit connected said input/output memory
- 4 for storing data into said input/output memory and reading data
- 5 from said input/output memory.

JUL-12-2005 11:54 FPCD6133 972 917 4418 P.17

- 1 20. (New) The data routing unit of claim 11, wherein:
- 2 said at least one set of data input lines consists of a right
- 3 set of data input lines and a left set of data input lines; and
- 4 said at least one set of data output lines consists of a right
- 5 set of data output lines and a left set of data input lines.
- 1 21. (New) The data routing unit of claim 13, further 2 comprising:
- 3 an input/output memory connected to said data receiver for
- 4 storing data received by said data receiver and to said data
- 5 transmitter for storing data to be transmitted by said data
- 6 transmitter.
- 1 22. (New) The data routing unit of claim 21, further 2 comprising:
- 3 a central processing unit connected said input/output memory
- 4 for storing data into said input/output memory and reading data
- 5 from said input/output memory.
- 1 23. (New) The data routing unit of claim 13, wherein:
- 2 said at least one set of data input lines consists of a right
 - set of data input lines and a left set of data input lines; and
- 4 said at least one set of data output lines consists of a right
- 5 set of data output lines and a left set of data input lines.